

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

CTS-2287

This listing of claims will replace all prior versions, and listings, of claims in the application.

**Listing of Claims:**

1. (currently amended) A semiconductor package for a micro-machined semiconductor device, comprising:
  - a) a substrate having a first surface and a second surface, the micro-machined semiconductor device located adjacent the first surface;
  - b) a plurality of vias, extending through the substrate between the first and second surfaces;
  - c) an electrical connection located between the vias and the micro-machined semiconductor device for electrically connecting the vias to the semiconductor device;
  - d) a solder seal, located between the micro-machined semiconductor device and the first surface for hermetically sealing the micro-machined semiconductor device;
  - e) a rigid support located between the micro-machined semiconductor device and the first surface for supporting the micro-machined semiconductor device during assembly and preventing the micro-machined semiconductor device from contacting the first surface; and
  - f) a plurality of solder spheres mounted to the second surface and electrically connected to the vias.

CTS-2287

2. (original) The semiconductor package according to claim 1, wherein the electrical connection includes:

- a) a first pad located on the micro-machined semiconductor device; and
- 5 b) a second pad located on the first surface; and
- c) a solder joint connected between the first and second pad.

10  
*un*  
3. (original) The semiconductor package according to claim 1, wherein the substrate is a low temperature co-fired ceramic.

4. (original) The semiconductor package according to claim 1, wherein the seal is a ring of solder located adjacent an outer perimeter of the substrate.

15  
*C*  
5. (original) The semiconductor package according to claim 1, wherein the rigid support is attached to the first surface.

6. (original) The semiconductor package according to claim 5, wherein the rigid support is gold.

20  
7. (original) The semiconductor package according to claim 5, wherein the rigid support is an alloy of gold and palladium.

8. (original) The semiconductor package according to claim 5, wherein the rigid support  
is ultrasonically deposited. CTS-2287

9. (original) The semiconductor package according to claim 3, wherein the substrate  
5 has a plurality of layers.

10. (currently amended) The semiconductor package according to claim 10 9, wherein  
a plurality of circuit lines are located on the layers, the circuit lines connected between  
the vias.

10

11. (original) The semiconductor package according to claim 1, wherein a ball pad is  
attached to the second surface, the solder sphere attached to the ball pad.

12. (original) The semiconductor package according to claim 11, wherein the solder  
15 sphere is attached to the ball pad by a reflowed solder paste.

CTS-2287

13. (currently amended) A semiconductor package for a micro-machined semiconductor device comprising:

- a) a low temperature co-fired ceramic substrate having a plurality of layers, the substrate having a top and a bottom surface;
- 5 b) a plurality of vias, extending between the layers;
- c) a plurality of solder spheres, located on the bottom surface and electrically connected to the vias;
- d) a plurality of rigid supports, attached to the top surface;
- e) a solder seal located between the micro-machined semiconductor device and the top surface, the seal hermetically sealing the micro-machined semiconductor device;
- f) the micro-machined semiconductor device spaced from the top surface by the rigid supports such that a movable portion of the micro-machined semiconductor device is unconstrained for movement, the rigid supports preventing the micro-
- 15 machined semiconductor device from contacting the top surface during assembly; and
- g) an electrical connection located between the vias and the micro-machined semiconductor device for electrically connecting the vias to the semiconductor device.

14. (original) The semiconductor package according to claim 13, wherein the electrical connection includes:

- a) a first pad located on the micro-machined semiconductor device; and
- b) a second pad located on the top surface; and
- 5 c) a solder joint connected between the first and second pad.

15. (currently amended) The semiconductor package according to claim 13, wherein the solder seal is a ring of solder located adjacent an outer perimeter of the substrate.

10 16. (original) The semiconductor package according to claim 13, wherein the rigid support is gold.

17. (original) The semiconductor package according to claim 13, wherein the rigid support is an alloy of gold and palladium.

15 18. (original) The semiconductor package according to claim 13, wherein the rigid support is ultrasonically deposited.

19. (original) The semiconductor package according to claim 13, wherein a plurality of  
20 circuit lines are located on the layers, the circuit lines connected between the vias.

*Cmbs  
C*

20. (original) The semiconductor package according to claim 13, where in a ball pad is attached to the bottom surface, the solder sphere attached to the ball pad.

21. (original) The semiconductor package according to claim 13, wherein the solder  
5 sphere is attached to the ball pad by a reflowed solder paste.

CTS-2287

22. (withdrawn) A method of making a semiconductor package comprising the steps of:

- a) punching vias in at least two low temperature co-fired ceramic layers;
- b) filling the vias with a conductor;
- c) screen printing conductor lines on the layers;
- 5 d) screen printing a seal ring and a plurality of pads on one of the layers;
- e) screen printing a plurality of ball pads on one of the layers;
- f) stacking the layers;
- g) laminating under pressure the layers into a substrate;
- h) firing the substrate in an oven;
- i) depositing a rigid support on the substrate;
- j) screening a first solder paste onto the seal ring and the pads;
- k) placing a micro-machined semiconductor device onto the substrate;
- l) reflowing the first solder paste in an oven such that the micro-machined semiconductor device is attached to the substrate;
- 15 m) screening a second solder paste onto the ball pads;
- n) placing a plurality of solder spheres onto the ball pads; and
- o) reflowing the second solder paste in an oven such that the solder spheres are attached to the ball pads.

20 23. (withdrawn) The method according to claim 22, wherein the rigid support is an ultrasonically deposited metal.

*Unit C*

24. (withdrawn) The method according to claim 22, wherein the metal is chosen from  
the group consisting of:  
a) gold; and  
b) an alloy of gold and palladium.

---

5